and quantitative comparisons of the efficiency of the two different methods.
The second article, by a group of Taiwanese authors, moves us back to the emerging world of 3-D ICs and yield. The authors focused their work on the integrity of interconnects in 3-D ICs, which has major impact on yield of such chips. They address design for testability, built-in self-test, and defect diagnosis and repair in 3-D ICs that are based on through silicon vias (TSVs) and interposers. The claimed improvement results are significant and should make a difference to the bottom line! Following this, Bhagavatula et al. from Purdue University present a detailed view of the issues faced in the development and implementation of real-time power sensors that may be the key to successful and cost-effective intelligent power management in highperformance ICs and systems. The authors make the point that the need for accurate on-chip estimation of load currents is critical. They present a proposed solution approach to this challenge and discuss broader issues surrounding power management.
Rounding out this general-interest issue, an article by Huang and Huang from the National Tsing Hua University in Taiwan takes us back to a test and yield/binning problem with 3-D TSV ICs. The authors present the usefulness of a cell-based phaselocked loop that can be synthesized ''automatically'' to generate an on-chip clock signal reaching 1 GHz. They show how such a clock can be useful to accurately bin 3-D ICs for TSV leakage. Again, one would expect such an approach to make a difference to the bottom line.
To stretch our reader's minds and interests, a tutorial article takes us to the world of mechanical engineering, and more specifically to the world of chip cooling. Satish Kandlikar from the Rochester Institute of Technology in New York examines heat transfer and fluid flow in enhanced microchannels, used to cool high-performance ICs. Knowing how important power management is to the entire IC industry, everyone should appreciate such an investigation in advanced chip cooling technology.
We complete the issue with some special Department columns. We are pleased to present a highly informative Roundtable discussion among industry leaders, led by Bill Joyner from SRC, on the challenges of triple patterning. We also follow this up with a special contribution by Grant Martin providing us with a critical book review of Physical Layer Multi-Core Prototyping: A Dataflow-Based Approach for LTE eNode8, by Pelcat et al. To close, as always we have our thought-provoking ''Last Byte, '' which Scott Davidson always so craftily brings together.
In closing this short introductory note, I would like to reiterate my thanks to all our D&T contributors, from authors to reviewers, to the editorial board and to production and editorial staff. In hoping that you will enjoy reading this issue of D&T, I wish you well and say good-bye until our next issue, which comes out shortly! 
